Wideband CMOS current conveyor

Abstract
A novel CMOS second generation current conveyor (CCII) for high frequency current-mode signal processing is described. The input stage consists of a regulated current cell coupled to a source follower, and the output stage is a cascode current mirror. This architecture provides the high input/output conductance ratio for current transfer. Simulations show that a 3 dB bandwidth extends beyond 100 MHz.

This publication has 2 references indexed in Scilit: