Full-swing complementary BiCMOS logic circuits
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 229-232
- https://doi.org/10.1109/bipol.1989.69498
Abstract
Full-swing BiCMOS logic circuits for complementary MOS/bipolar technologies are described. The circuits utilize a complementary emitter-follower driver configuration for efficient driving, switched base-emitter shutting to achieve full swing, and CMOS diodes for base-to-base clamping. The performance of the circuits has been demonstrated in a BiCMOS technology featuring 0.8- mu m design rules and a single-poly (poly-emitter) npn-BJT (bipolar junction transistor) with an f/sub T/ of 15 GHz. Using an n-well-base substrate-pnp-BJT (f/sub T/ approximately=500 MHz), a gate delay (fan-in=2, fan-out=1) of 232 ps was obtained with a 3.6-V supply. Low-voltage operation has been demonstrated down to 1.4 V.Keywords
This publication has 3 references indexed in Scilit:
- An 8 ns BiCMOS 1 Mb ECL SRAM with a configurable memory array sizePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A BiCMOS logic gate with positive feedbackPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Performance comparison of driver configurations and full-swing techniques for BiCMOS logic circuitsIEEE Journal of Solid-State Circuits, 1990