A high-performance FPGA architecture for restricted boltzmann machines
- 22 February 2009
- proceedings article
- Published by Association for Computing Machinery (ACM)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- A high bit resolution FPGA implementation of a FNN with a new algorithm for the activation functionNeurocomputing, 2007
- Reducing the Dimensionality of Data with Neural NetworksScience, 2006
- A Fast Learning Algorithm for Deep Belief NetsNeural Computation, 2006
- TMD-MPI: An MPI Implementation for Multiple Processors Across Multiple FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- FPGA Implementation of Feature Extraction and Neural Network Classifier for Handwritten Digit RecognitionPublished by Springer Nature ,2004
- FPGA Implementations of Neural Networks – A Survey of a Decade of ProgressPublished by Springer Nature ,2003
- Survey of neural network hardwarePublished by SPIE-Intl Soc Optical Eng ,1995
- A Learning Algorithm for Boltzmann Machines*Cognitive Science, 1985
- Stochastic Relaxation, Gibbs Distributions, and the Bayesian Restoration of ImagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984