46 Gbit/s super-dynamic decision circuit moduleusing InAlAs/InGaAs HEMTs

Abstract
The authors describe a 46 Gbit/s super-dynamic type decision circuit module that uses InAlAs/InGaAs HEMTs. At a data rate of 40 Gbit/s, the module shows an input data sensitivity of 104 mVpp and a clock phase margin of 212°.

This publication has 2 references indexed in Scilit: