A unified framework for describing and verifying hardware synchronous sequential systems
- 1 June 1993
- journal article
- Published by Springer Nature in Formal Methods in System Design
- Vol. 2 (3) , 259-276
- https://doi.org/10.1007/bf01384134
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A unified framework for the formal verification of sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The synchronous data flow programming language LUSTREProceedings of the IEEE, 1991
- Specifying, programming and verifying real-time systems using a synchronous declarative languagePublished by Springer Nature ,1990
- Verification of interacting sequential circuitsPublished by Association for Computing Machinery (ACM) ,1990
- A New Method for Verifying Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Hardware Specification with Temporal Logic: An ExampleIEEE Transactions on Computers, 1982