Performance and hot-carrier reliability of deep-submicrometer CMOS
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Results of a comprehensive study of the performance and hot-carrier reliability of CMOS devices with channel length ranging from submicrometer to deep-submicrometer are presented. It is found that the advantage of n-MOSFETs over p-MOSFETs in driving capability diminishes with scaled device dimensions. The saturation transconductance of deep-submicron MOSFETs degrades even at moderate gate bias because of the high field effect. When using V/sub CC//I/sub DSAT/ as the measure for gate delay, the degradation in gate delay caused by lowering the power supply voltage is found to be less significant as device dimension is scaled down to 0.1 mu m. The hot-carrier generation and hot-carrier-induced device degradation of deep-submicron CMOS are extensively investigated.Keywords
This publication has 6 references indexed in Scilit:
- A framework to evaluate technology and device design enhancements for MOS integrated circuitsIEEE Journal of Solid-State Circuits, 1989
- Hot-carrier-induced degradation in p-MOSFETs under AC stressIEEE Electron Device Letters, 1988
- Deep-submicrometer MOS device fabrication using a photoresist-ashing techniqueIEEE Electron Device Letters, 1988
- Dependence of channel electric field on device scalingIEEE Electron Device Letters, 1985
- The effect of high fields on MOS device and circuit performanceIEEE Transactions on Electron Devices, 1984
- Comparison of characteristics of n-channel and p-channel MOSFET's for VLSI'sIEEE Transactions on Electron Devices, 1983