Model checking of hierarchical state machines

This publication has 11 references indexed in Scilit:

• Automated functional test generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Design tools for requirements engineering
  Bell Labs Technical Journal, 2002
• The model checker SPIN
  IEEE Transactions on Software Engineering, 1997
• Formal methods
  ACM Computing Surveys, 1996
• Computer-aided verification
  IEEE Spectrum, 1996
• Requirements specification for process-control systems
  IEEE Transactions on Software Engineering, 1994
• On the power of bounded concurrency I
  Journal of the ACM, 1994
• Memory-efficient algorithms for the verification of temporal properties
  Formal Methods in System Design, 1992
• A Graph-Theoretic Approach for Timing Analysis and its Implementation
  IEEE Transactions on Computers, 1987
• Statecharts: a visual formalism for complex systems
  Science of Computer Programming, 1987