Global Flow Analysis in Automatic Logic Design
- 1 January 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-35 (1) , 77-81
- https://doi.org/10.1109/tc.1986.1676664
Abstract
This correspondence concerns applications of optimization techniques based on global flow analysis to the automated design of logic. Previous optimization work on logic design has relied primarily on either local transformations on the circuit graph or on the use of two-level Boolean minimization. Our methods involve linear time algorithms which extend the scope of local optimizations to the entire design. Their use, in some cases, has resulted in a reduction in gate count, in improved control over path length, and in better detection and elimination of redundancy.Keywords
This publication has 3 references indexed in Scilit:
- Redundancy and Don't Cares in Logic SynthesisIEEE Transactions on Computers, 1983
- Logic Synthesis Through Local TransformationsIBM Journal of Research and Development, 1981
- A program data flow analysis procedureCommunications of the ACM, 1976