Systolic array implementation of nested loop programs
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Regular iterative algorithms and their implementation on processor arraysProceedings of the IEEE, 1988
- Advanced compiler optimizations for supercomputersCommunications of the ACM, 1986
- Design Methodology For Systolic ArraysPublished by SPIE-Intl Soc Optical Eng ,1986
- Partitioning and Mapping Algorithms into Fixed Size Systolic ArraysIEEE Transactions on Computers, 1986
- Spacetime representations of computational structuresComputing, 1984
- Data broadcasting in linearly scheduled array processorsPublished by Association for Computing Machinery (ACM) ,1984
- On the design of algorithms for VLSI systolic arraysProceedings of the IEEE, 1983
- On the Analysis and Synthesis of VLSI AlgorithmsIEEE Transactions on Computers, 1982
- High-Speed Multiprocessors and Compilation TechniquesIEEE Transactions on Computers, 1980
- The parallel execution of DO loopsCommunications of the ACM, 1974