Power-sensitive multithreaded architecture
- 8 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636404,p. 199-206
- https://doi.org/10.1109/iccd.2000.878286
Abstract
The power consumption of microprocessors is becoming increasingly important in design decisions, not only in mobile processors, but also now in high-performance processors. Power-conscious design must therefore go beyond technology and low-level design, but also change the way modern processors are architected. A multithreading processor is attractive in the context of low-power or power-constrained devices for many of the same reasons that enable its high throughput. Primarily, it supplies extra parallelism via multiple threads, allowing the processor to rely much less heavily on speculation. We show that a simultaneous multithreading processor utilizes up to 22% less energy per instruction than a single-threaded architecture. We also explore other power optimizations that are particular to multithreaded architectures, either because they are unavailable to or unreasonable for single-thread architectures.Keywords
This publication has 10 references indexed in Scilit:
- Assigning confidence to conditional branch predictionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Pipeline gating: speculation control for energy reductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Energy dissipation in general purpose processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Simultaneous multithreading: Maximizing on-chip parallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Energy-driven integrated hardware-software optimizations using SimplePowerACM SIGARCH Computer Architecture News, 2000
- Out-of-order execution may not be cost-effective on processors featuring simultaneous multithreadingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- Confidence estimation for speculation controlACM SIGARCH Computer Architecture News, 1998
- Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreadingACM Transactions on Computer Systems, 1997
- Exploiting choicePublished by Association for Computing Machinery (ACM) ,1996
- The Tera computer systemPublished by Association for Computing Machinery (ACM) ,1990