A methodology for the verification of a “system on chip”
- 1 June 1999
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 574-579
- https://doi.org/10.1145/309847.310001
Abstract
1.ABSTRACT This paper summarizes the verification effort of a complex ASIC designated to be an "all in one" ISDN network router. This ASIC is unique because it actually consists of many independent compo-nents, called "cores" (including the processor). The integration of these components onto one chip results in an ISOC (Integrated System On a Chip). The complexity of verifying an ISOC is virtually impossible without a proper methodology. This paper presents the methodology developed for veri-fying the router. In particular, the verification method as well as the tools that were built to execute this method are presented. Finally, a summary of the verification results is given.Keywords
This publication has 4 references indexed in Scilit:
- User defined coverage---a tool supported methodology for design verificationPublished by Association for Computing Machinery (ACM) ,1998
- AVPGEN-A test generator for architecture verificationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- Test program generation for functional verification of PowerPC processors in IBMPublished by Association for Computing Machinery (ACM) ,1995
- Verification of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generatorIBM Systems Journal, 1991