Modeling of intra-cell defects in CMOS SRAM

Publisher Website

30 December 2002

proceedings article
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/mt.1993.263145

Abstract

No abstract available

Keywords

This publication has 4 references indexed in Scilit:

A realistic fault model and test algorithms for static random access memories
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
An Improved Method for Detecting Functional Faults in Semiconductor Random Access Memories
IEEE Transactions on Computers, 1985
Design consideration of a static memory cell
IEEE Journal of Solid-State Circuits, 1983
Efficient Algorithms for Testing Semiconductor Random-Access Memories
IEEE Transactions on Computers, 1978