Design of an adaptive cache coherence protocol for large scale multiprocessors
- 1 May 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Parallel and Distributed Systems
- Vol. 3 (3) , 281-293
- https://doi.org/10.1109/71.139202
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- Introducing Memory Into The Switch Elements Of Multiprocessor Interconnection NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An evaluation of directory schemes for cache coherencePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A cache coherence scheme with fast selective invalidationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Information integration and synchronization in distributed sensor networksIEEE Transactions on Systems, Man, and Cybernetics, 1991
- Performance of multiprocessor interconnection networksComputer, 1989
- Memory-reference characteristics of multiprocessor applications under MACHPublished by Association for Computing Machinery (ACM) ,1988
- The Performance of Multistage Interconnection Networks for MultiprocessorsIEEE Transactions on Computers, 1983
- Performance of Processor-Memory Interconnections for MultiprocessorsIEEE Transactions on Computers, 1981
- A New Solution to Coherence Problems in Multicache SystemsIEEE Transactions on Computers, 1978
- Cache system design in the tightly coupled multiprocessor systemPublished by Association for Computing Machinery (ACM) ,1976