A 54 Mbps (3,6)-regular FPGA LDPC decoder

This publication has 6 references indexed in Scilit:

• VLSI implementation-oriented (3, k)-regular low-density parity-check codes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On finite precision implementation of low density parity check codes decoder
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder
  IEEE Journal of Solid-State Circuits, 2002
• Joint code and decoder design for implementation-oriented (3, k)-regular LDPC codes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2001
• Good error-correcting codes based on very sparse matrices
  IEEE Transactions on Information Theory, 1999
• Low-Density Parity-Check Codes
  Published by MIT Press ,1963