A glitch-free single-phase CMOS DFF for gigahertz applications
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 4, 11-14
- https://doi.org/10.1109/iscas.1994.409184
Abstract
A fast D-FF circuit is described which is free of the glitch problem which exists in similar circuits published recently. The glitch removal described here does not compromise the maximum achievable clock speed, which is measured at 1.54 GHz for a divide by 16 circuit and 1.39 GHz for a dual modulus prescaler.Keywords
This publication has 5 references indexed in Scilit:
- 1.16 GHz dual-modulus 1.2 μm CMOS prescalerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillatorIEEE Journal of Solid-State Circuits, 1993
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- Pushing the limits of standard CMOSIEEE Spectrum, 1991
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989