Transistor sizing for minimizing power consumption of CMOS circuits under delay constraint
- 1 January 1995
- proceedings article
- Published by Association for Computing Machinery (ACM)
- p. 167-172
- https://doi.org/10.1145/224081.224111
Abstract
No abstract availableThis publication has 0 references indexed in Scilit: