Abstract
A method affording computerized checking of IC layouts and comparisons with electrical design before commitment to mask making, will be described. Advantages include reduction of development delays and resultant costs.

This publication has 0 references indexed in Scilit: