Effect of back-gate bias on tunneling leakage in a gated P/sup +/-n diode
- 1 May 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 12 (5) , 249-251
- https://doi.org/10.1109/55.79572
Abstract
The author describes observations of a thin-oxide gate-controlled p/sup +/-n diode in which tunneling leakage current characteristics were seen to have both dependent and independent components due to the substrate bias voltage. Previously proposed models for leakage current do not account for this observation. It is argued that this observation can be reasonably explained by the nature of the modulation of the surface space-charge region over the heavily doped p/sup +/ region as well as over the n-type substrate.Keywords
This publication has 3 references indexed in Scilit:
- The impact of gate-induced drain leakage current on MOSFET scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Corner-field induced drain leakage in thin oxide MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- The origin of channel currents associated with P+regions in siliconIEEE Transactions on Electron Devices, 1965