A scalable hardware render accelerator using a modified scanline algorithm
- 1 July 1992
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGGRAPH Computer Graphics
- Vol. 26 (2) , 241-248
- https://doi.org/10.1145/142920.134069
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- The accumulation buffer: hardware support for high-quality renderingACM SIGGRAPH Computer Graphics, 1990
- The rendering architecture of the DN10000VSACM SIGGRAPH Computer Graphics, 1990
- A characterization of ten rasterization techniquesACM SIGGRAPH Computer Graphics, 1989
- Hardware acceleration for Window systemsACM SIGGRAPH Computer Graphics, 1989
- A display system for the Stellar graphics supercomputer model GS1000ACM SIGGRAPH Computer Graphics, 1988
- The triangle processor and normal vector shaderACM SIGGRAPH Computer Graphics, 1988
- High-performance polygon renderingACM SIGGRAPH Computer Graphics, 1988
- On the power of the frame bufferACM Transactions on Graphics, 1988
- A parallel processor system for three-dimensional color graphicsACM SIGGRAPH Computer Graphics, 1984
- The Geometry EngineACM SIGGRAPH Computer Graphics, 1982