Air-gap formation during IMD deposition to lower interconnect capacitance
- 1 January 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 19 (1) , 16-18
- https://doi.org/10.1109/55.650339
Abstract
The use of air-gaps between interconnect metal lines to reduce interconnect capacitance has been explored. Simulations were performed to determine the reduction in capacitance obtainable using air-gaps. The formation of air-gaps in the isolation oxide between metal lines was simulated using Stanford Profile Emulator for Etching and Deposition in IC Engineering (SPEEDIE). The capacitance of the SPEEDIE profiles was then extracted using Raphael (an electrical analysis simulator from TMA). The feasibility of air-gaps was also demonstrated experimentally. Fabricated air-gap structures exhibited a 40% reduction in capacitance when compared to a HDP-CVD oxide gap-fill process with K=4.1. Additionally, the air-gap structures did not exhibit any appreciable leakage current.Keywords
This publication has 2 references indexed in Scilit:
- Interconnect scaling-the real limiter to high performance ULSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Process Integration and Manufacturasility Issues for High Performance Multilevel InterconnectMRS Proceedings, 1994