Guarded evaluation

Abstract
The need to reduce the power consumption of the nextgeneration of digital systems is clearly recognized. Atthe system level, power management is a very powerfultechnique and delivers large and unambiguous savings.This paper describes the development and application ofalgorithms that use ideas similar to power management,but that are applicable to logic level synthesis/design.The proposed approach is termed guarded evaluation.The main idea here is to determine, on a per clock cycle...

This publication has 0 references indexed in Scilit: