A class of compatible cache consistency protocols and their support by the IEEE futurebus
- 1 May 1986
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 14 (2) , 414-423
- https://doi.org/10.1145/17356.17404
Abstract
Standardization of a high performance blackplane bus, so that it can accommodate boards developed by different vendors, implies the need for a standardized cache consistency protocol. In this paper we define a class of compatible consistency protocols supported by the current IEEE Futurebus design. We refer to this class as the MOESI class of protocols; the term “MOESI” is derived from the names of the states. This class of protocols has the property that any system component can select (dynamically) any action permitted by any protocol in the class, and be assured that consistency is maintained throughout the system. Included in this class are actions suitable for copyback caches, write through caches and non-caching processors. We show that the Berkeley protocol and the Dragon protocol fall within this class, and can be extended to be compatible with other members of the class. The Illinois, Firefly and Write-Once protocols can be adapted to be compatible with this class; the facilities of he Futurebus currently do not support those protocols without adaptation. We discuss very briefly performance choices among protocols, and also other issues relating to a standard bus consistency protocol.Keywords
This publication has 12 references indexed in Scilit:
- The Z80000 MicroprocessorIEEE Micro, 1985
- Computer Buses a TutorialIEEE Micro, 1984
- An economical solution to the cache coherence problemPublished by Association for Computing Machinery (ACM) ,1984
- Dynamic decentralized cache schemes for mimd parallel processorsPublished by Association for Computing Machinery (ACM) ,1984
- Experimental evaluation of on-chip microprocessor cache memoriesPublished by Association for Computing Machinery (ACM) ,1984
- Wire-OR Logic on Transmission LinesIEEE Micro, 1983
- Effects of Cache Coherency in MultiprocessorsIEEE Transactions on Computers, 1982
- Cache MemoriesACM Computing Surveys, 1982
- Characterizing the Storage Process and Its Effect on the Update of Main Memory by Write ThroughJournal of the ACM, 1979
- A New Solution to Coherence Problems in Multicache SystemsIEEE Transactions on Computers, 1978