Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems

This publication has 16 references indexed in Scilit:

• Analyzing data reuse for cache reconfiguration
  ACM Transactions on Embedded Computing Systems, 2005
• Measuring the cache interference cost in preemptive real-time systems
  Published by Association for Computing Machinery (ACM) ,2004
• Fast context switching by hierarchical task allocation and reconfigurable cache
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
• A self-tuning cache architecture for embedded systems
  ACM Transactions on Embedded Computing Systems, 2004
• The influence of processor architecture on the design and the results of WCET tools
  Proceedings of the IEEE, 2003
• SimpleScalar: an infrastructure for computer system modeling
  Computer, 2002
• Gated-V_dd
  Published by Association for Computing Machinery (ACM) ,2000
• A low power unified cache architecture providing power and performance flexibility (poster session)
  Published by Association for Computing Machinery (ACM) ,2000
• The effect of context switches on cache performance
  Published by Association for Computing Machinery (ACM) ,1991
• Cache performance of operating system and multiprogramming workloads
  ACM Transactions on Computer Systems, 1988