High-speed bus arbiter for multiprocessors

Abstract
Shared-bus interconnection schemes normally suffer from insufficient capacity. Increasing their bandwidth reduces the problem but makes bus arbitration somewhat difficult. This paper presents a fair bus-arbiter design, its implementation and simulation results. Although the techniques originated from the particular constraints of the architecture considered, it is generally applicable to high-speed arbitration problems and has a low hardware cost.

This publication has 0 references indexed in Scilit: