Bounding loop iterations for timing analysis

This publication has 11 references indexed in Scilit:

• Supporting the specification and analysis of timing constraints
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Timing analysis for data caches and set-associative caches
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient microarchitecture modeling and path analysis for real-time software
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Integrating the timing analysis of pipelining and instruction caching
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Deriving annotations for tight calculation of execution time
  Published by Springer Nature ,1997
• Bounding worst-case instruction cache performance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1994
• Experiments with a program timing tool based on source-level timing schema
  Computer, 1991
• Software pipelining: an effective scheduling technique for VLIW machines
  Published by Association for Computing Machinery (ACM) ,1988
• A portable global optimizer and linker
  Published by Association for Computing Machinery (ACM) ,1988
• Real-Time Euclid: A language for reliable real-time systems
  IEEE Transactions on Software Engineering, 1986