Detection of control flow errors using signature and checking instructions
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
An approach is presented to the online detection of control flow errors caused by transient and intermittent faults in microprocessor systems. It is based on the idea of signatured instruction streams. Signatures are embedded into the program memory using the monitored processor instructions. Compared with existing techniques, the presented approach is universal and can be easily implemented using off-the-shelf programmable array logic and LCA circuits. The hardware overhead ranges from one to several chips for microprocessors with 8-bit and 16-bit data buses. Program memory overhead is 10-20% and quite often no extra memory chip is required. A special software module has been developed to embed signatures and checkpoints into application programs.Keywords
This publication has 6 references indexed in Scilit:
- WATCHDOG PROCESSORS AND CAPABILITY CHECKINGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Processor Monitoring Using Asynchronous Signatured Instruction StreamsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A roving monitoring processor for detection of control flow errors in multiple processor systemsMicroprocessing and Microprogramming, 1987
- Processor Control Flow Monitoring Using Signatured Instruction StreamsIEEE Transactions on Computers, 1987
- Transient Fault Tolerance in Microprocessor ControllersPublished by Elsevier ,1987
- Watchdog Processors and Structural Integrity CheckingIEEE Transactions on Computers, 1982