Physical scaling and interconnection delays in multichip modules
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B
- Vol. 17 (1) , 30-37
- https://doi.org/10.1109/96.296428
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Design of a silicon-on-silicon multi-chip module for a high-performance Ps/2 workstationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Perspectives on multi-chip modules: substrate alternativesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An I/O CMOS buffer set for silicon multichip module's (MCM)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- How DEC developed AlphaIEEE Spectrum, 1992
- Multichip modules: next-generation packagesIEEE Spectrum, 1990
- Multichip Packaging Design for VLSI-Based SystemsIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1987
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974