Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors
- 21 March 2006
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Microarchitectural exploration with LibertyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimizations for a simulator construction system supporting reusable componentsPublished by Association for Computing Machinery (ACM) ,2003
- High-level modeling and FPGA prototyping of microprocessorsPublished by Association for Computing Machinery (ACM) ,2003
- The SPLASH-2 programs: characterization and methodological considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Asim: a performance model frameworkComputer, 2002
- Parallel simulation of chip-multiprocessor architecturesACM Transactions on Modeling and Computer Simulation, 2002
- Wisconsin Wind Tunnel II: a fast, portable parallel architecture simulatorIEEE Concurrency, 2000
- Hardware emulation for functional verification of K5Published by Association for Computing Machinery (ACM) ,1996
- UltraSPARC-IPublished by Association for Computing Machinery (ACM) ,1995
- DSC: scheduling parallel tasks on an unbounded number of processorsIEEE Transactions on Parallel and Distributed Systems, 1994