Coverage-directed test generation using symbolic techniques
- 1 January 1996
- book chapter
- Published by Springer Nature
- p. 143-158
- https://doi.org/10.1007/bfb0031805
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- A methodology for processor implementation verificationPublished by Springer Nature ,1996
- Efficient Generation of Counterexamples and Witnesses in Symbolic Model CheckingProceedings of the 39th conference on Design automation - DAC '02, 1995
- AVPGEN-A test generator for architecture verificationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- Architecture validation for processorsPublished by Association for Computing Machinery (ACM) ,1995
- Test program generation for functional verification of PowerPC processors in IBMPublished by Association for Computing Machinery (ACM) ,1995
- Methodology and system for practical formal verification of reactive hardwarePublished by Springer Nature ,1994
- Symbolic Model CheckingPublished by Springer Nature ,1993
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986