Formal verification for fault-tolerant architectures: prolegomena to the design of PVS
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Software Engineering
- Vol. 21 (2) , 107-125
- https://doi.org/10.1109/32.345827
Abstract
No abstract availableThis publication has 0 references indexed in Scilit: