Experiments in partitioning and scheduling signal processing algorithms for parallel processing
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 30, 1690-1693
- https://doi.org/10.1109/icassp.1988.196941
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- A block diagram compiler for a digital signal processing MIMD computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An implementation of the LMS adaptive filter using an SIMD multiprocessor ring architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Concurrent cellular VLSI adaptive filter architecturesIEEE Transactions on Circuits and Systems, 1987
- Arbitrarily high sampling rate adaptive filtersIEEE Transactions on Acoustics, Speech, and Signal Processing, 1987
- The maximum sampling rate of digital filters under hardware speed constraintsIEEE Transactions on Circuits and Systems, 1981
- Analysis of linear digital networksProceedings of the IEEE, 1975
- Optimal Scheduling Strategies in a Multiprocessor SystemIEEE Transactions on Computers, 1972
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970
- A Heuristic Model for Scheduling Large Projects with Limited ResourcesManagement Science, 1967
- Parallel Sequencing and Assembly Line ProblemsOperations Research, 1961