Cost, power, and parallelism in speech signal processing
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 15.1.1-15.1.9
- https://doi.org/10.1109/cicc.1993.590718
Abstract
Historically, it has been shown how applying huge numbers of transistors to a problem can reduce the cost of a system (as in the use of a digital signal processing chip instead of a few inductors and capacitors to implement a filter). It is noted that, in the age of portable products, one should think in terms of applying huge numbers of transistors to reduce the size and weight of the battery. The examples surveyed in this tutorial support the idea of using parallelism of slow processing units as a power-saving alternative to the single fast central processor that characterizes many of today's desktop and portable products. A recent emphasis on the power problem within the VLSI signal processing community has led to an understanding of how parallelism can significantly reduce the cost of a system by greatly reducing clock speed, supply voltage, and power consumption, even though at the expense of silicon area and other measures of efficiency. Several different kinds and degrees of parallelism, including massive analog parallelism, should be considered in planning to reduce the total cost of speech signal processors.Keywords
This publication has 27 references indexed in Scilit:
- Design And Implementation Of A Linear-phase Equalizer In Digital Audio Signal ProcessingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Energy considerations in multichip-module based multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CCD correlators for auditory modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scanners for visualizing activity of analog VLSI circuitryAnalog Integrated Circuits and Signal Processing, 1991
- Analog VLSI model of binaural hearingIEEE Transactions on Neural Networks, 1991
- A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logicIEEE Journal of Solid-State Circuits, 1990
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- Analog VLSI Implementation of Neural SystemsPublished by Springer Nature ,1989
- An analog electronic cochleaIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- A true single-phase-clock dynamic CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1987