The Gmicro/100 32-bit microprocessor
- 1 August 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 11 (4) , 20-23
- https://doi.org/10.1109/40.85722
Abstract
A description is given of the Gmicro/100, a 32-b VLSI microprocessor based on the TRON specification. The Gmicro/100 five-stage pipeline, prejump mechanism, and bitmap manipulation are examined. Performance results are reported. They show that the prejump mechanism, implemented as a hardware solution for the jump problem, executes benchmark programs 16.8% faster on the average. Optimized microinstructions permit bitmap-manipulation instructions to perform two to five times faster than the software loops. The application-specific standard product approach used to implement Gmicro/100 is discussed.Keywords
This publication has 12 references indexed in Scilit:
- A strategy for avoiding pipeline interlock delays in a microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Gmicro/300 32-bit microprocessorIEEE Micro, 1990
- Inline Procedures Boost Performance on TRON ArchitecturePublished by Springer Nature ,1990
- The Evaluation of M32/100’s Bitmap Instructions Used in the Graphic PrimitivePublished by Springer Nature ,1990
- Reducing the branch penalty in pipelined processorsComputer, 1988
- Realization of Gmicro/200IEEE Micro, 1988
- A 32-bit microprocessor based on the TRON architecture: Design of the GMicro/100Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Branch folding in the CRISP microprocessor: reducing branch delay to zeroPublished by Association for Computing Machinery (ACM) ,1987
- DhrystoneCommunications of the ACM, 1984
- Branch Prediction Strategies and Branch Target Buffer DesignComputer, 1984