Evaluating compiler technology for control-flow optimizations for multimedia extension architectures
- 30 June 2009
- journal article
- Published by Elsevier in Microprocessors and Microsystems
- Vol. 33 (4) , 235-243
- https://doi.org/10.1016/j.micpro.2009.02.002
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Vectorization for SIMD architectures with alignment constraintsPublished by Association for Computing Machinery (ACM) ,2004
- The architecture of the DIVA processing-in-memory chipPublished by Association for Computing Machinery (ACM) ,2002
- Automatic Intra-Register Vectorization for the Intel® ArchitectureInternational Journal of Parallel Programming, 2002
- Exploiting superword level parallelism with multimedia instruction setsACM SIGPLAN Notices, 2000
- Code selection for media processors with SIMD instructionsPublished by Association for Computing Machinery (ACM) ,2000
- A Vectorizing Compiler for Multimedia ExtensionsInternational Journal of Parallel Programming, 2000
- Compilation Techniques for Multimedia ProcessorsInternational Journal of Parallel Programming, 2000
- Mapping irregular applications to DIVA, a PIM-based data-intensive architecturePublished by Association for Computing Machinery (ACM) ,1999
- Maximizing multiprocessor performance with the SUIF compilerComputer, 1996