1.57 GHz asynchronous and 1.4 GHz dual-modulus 1.2 μm CMOS prescalers
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 387-390
- https://doi.org/10.1109/cicc.1994.379697
Abstract
We have implemented a dual-modulus prescaler dividing either by 64/65 (128/129) in a 1.2 /spl mu/m standard CMOS process. Using advanced dynamic circuit techniques a maximum frequency of 1.4 GHz has been measured at a supply of 5 V and 6.9 mA. An asynchronous prescaler dividing by 16 has also been implemented. The measured maximum input frequency is 1.57 GHz at a supply of 5 V and only 3 mA.Keywords
This publication has 4 references indexed in Scilit:
- Speed optimization of edge-triggered nine-transistor D-flip-flops for gigahertz single-phase clocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- 1.16 GHz dual-modulus 1.2 μm CMOS prescalerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989