VLSI design of compact and high-precision analog neural network processors
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 637-641 vol.2
- https://doi.org/10.1109/ijcnn.1992.226916
Abstract
The design of an analog VLSI neural network processor for scientific and engineering applications such as pattern recognition and image compression is described. The backpropagation and self-organization learning schemes in artificial neural networks require high-precision multiplication and summation. The analog neural network design presented performs high-speed feedforward computation in parallel. A digital signal processor or a host computer can be used for updating of synapse weights during the learning phase. The analog computing blocks consist of a synapse matrix and the input and output neuron arrays. The output neuron is composed of a current-to-voltage converter and a sigmoid function generator with a controllable voltage gain. An improved Gilbert multiplier is used for the synapse design. The input and output neurons are tailored to reduce the network settling time and minimize the silicon area that is used for implementation.<>Keywords
This publication has 7 references indexed in Scilit:
- A real-time neural system for color constancyIEEE Transactions on Neural Networks, 1991
- Hardware Annealing in Analog VLSI NeurocomputingPublished by Springer Nature ,1991
- The self-organizing mapProceedings of the IEEE, 1990
- The Effects of Precision Constraints in a Backpropagation Learning NetworkNeural Computation, 1990
- Analog VLSI Implementation of Neural SystemsPublished by Springer Nature ,1989
- MOSIS - A gateway to siliconIEEE Circuits and Devices Magazine, 1988
- Floating voltage-controlled resistors in CMOS technologyElectronics Letters, 1982