An optimal test sequence for the JTAG/IEEE P1149.1 test access port controller
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A test sequence is given for the test access port (TAP) controller portion of the boundary-scan architecture proposed by the Joint Test Action Group (JTAG) and IEEE Working Group P1149.1 as an industry-standard design-for-testability technique. The resulting test sequence, generated by using a technique based on Rural Chinese Postman tours and unique input/output sequences, is of minimum cost (time) and rigorously tests the specified functional behavior of the controller. The test sequence can be used for detecting design faults for conformance testing or for detecting manufacture-time/run-time defects/faults Author(s) Dahbura, A.T. AT&T Bell Lab., Murray Hill, NJ, USA Uyar, M.U. ; Chi W.YauKeywords
This publication has 5 references indexed in Scilit:
- A protocol test generation procedurePublished by Elsevier ,2003
- An experience in estimating fault coverage of a protocol testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An optimization technique for protocol conformance test generation based on UIO sequences and rural Chinese postman toursIEEE Transactions on Communications, 1991
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981