Integrated low-power 24-channel EEG front-end
- 14 April 2005
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 41 (8) , 457-458
- https://doi.org/10.1049/el:20050159
Abstract
The first integrated CMOS multichannel electroencephalogram (EEG) readout front-end, capable of extracting EEG signals from conventional AgCl electrodes without the use of any trimmed components, is presented. Each channel of the ASIC achieves better than 90 dB common-mode rejection ratio (CMRR) at 50 Hz with 50 mV DC offset between EEG electrodes. This is consistent with the presented formula describing the CMRR behaviour of the preamplifier under DC electrode offset. The front-end includes 24 channels and consumes 10.5 mW from a 3 V supply.Keywords
This publication has 4 references indexed in Scilit:
- An integrated CMOS instrumentation amplifier with improved CMRRPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMRR enhancement techniques for current-mode instrumentation amplifiersIEEE Transactions on Circuits and Systems I: Regular Papers, 2000
- A CMOS IC for portable EEG acquisition systemsIEEE Transactions on Instrumentation and Measurement, 1998
- Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilizationProceedings of the IEEE, 1996