The future of ultra-small-geometry MOSFETs beyond 0.1 micron

This publication has 6 references indexed in Scilit:

• Scaling the MOS transistor below 0.1 μm: methodology, device structures, and technology requirements
  IEEE Transactions on Electron Devices, 1994
• P-MOSFET's with ultra-shallow solid-phase-diffused drain structure produced by diffusion from BSG gate-sidewall
  IEEE Transactions on Electron Devices, 1993
• Analysis on gate-oxide thickness dependence of hot-carrier-induced degradation in thin-gate oxide nMOSFET's
  IEEE Transactions on Electron Devices, 1990
• Reduction of channel hot-electron-generated substrate current in sub-150-nm channel length Si MOSFET's
  IEEE Electron Device Letters, 1988
• Deep-submicrometer MOS device fabrication using a photoresist-ashing technique
  IEEE Electron Device Letters, 1988
• Design of ion-implanted MOSFET's with very small physical dimensions
  IEEE Journal of Solid-State Circuits, 1974