Scheduling Trees in Parallel/Pipelined Processing Environments
- 1 November 1977
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-26 (11) , 1101-1112
- https://doi.org/10.1109/tc.1977.1674756
Abstract
Scheduling task trees to be executed in parallel and/or pipelined processing systems are examined under individual situations. Processor structural requirements at task nodes are also included in the model of consideration. While simple techniques can serve as heuristics, counterexamples are constructed in some crucial cases. Simple optimal algorithms are presented in two important cases: 1) unistructure, multipipe, uniform latency, and flush time; and 2) vector loops. Finally, the complexity of the remaining cases is scrutinized with different structural parameter combinations.Keywords
This publication has 12 references indexed in Scilit:
- The Parallel Evaluation of General Arithmetic ExpressionsJournal of the ACM, 1974
- Bounds on the parallel evaluation of arithmetic expressions using associativity and commutativityActa Informatica, 1974
- Compilation Techniques for Recognition of Parallel Processable Tasks in Arithmetic ExpressionsIEEE Transactions on Computers, 1973
- Bounds on the Number of Processors and Time for Multiprocessor Optimal SchedulesIEEE Transactions on Computers, 1973
- An axiomatic approach to code optimization for expressionsJournal of the ACM, 1972
- Optimal Scheduling Strategies in a Multiprocessor SystemIEEE Transactions on Computers, 1972
- Reducibility among Combinatorial ProblemsPublished by Springer Nature ,1972
- One-Pass compilation of arithmetic expressions for a parallel processorCommunications of the ACM, 1967
- The IBM System/360 Model 91: Machine Philosophy and Instruction-HandlingIBM Journal of Research and Development, 1967
- Parallel Sequencing and Assembly Line ProblemsOperations Research, 1961