A communication architecture tailored for analog VLSI artificial neural networks: intrinsic performance and limitations
- 1 May 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Neural Networks
- Vol. 5 (3) , 459-466
- https://doi.org/10.1109/72.286916
Abstract
An architecture for interchip communication among analog VLSI neural networks is proposed. Activity is encoded in a neuron's pulse emission frequency. Information is transmitted through the non-arbitered, asynchronous access of pulses to a common bus. The impact of collisions when the bus is accessed by more than one user is investigated. The information-carrying capability is assessed and the trade-off between accuracy of the transmitted information and attainable dynamic range is brought out in terms of simple global parameters that characterize the application. It is found that the proposed architecture is well suited for the kind of communication requirements associated to neural computation systems. A coding scheme aimed at pushing the system towards its theoretical performance is also presented and evaluated.Keywords
This publication has 6 references indexed in Scilit:
- Silicon auditory processors as computer peripheralsIEEE Transactions on Neural Networks, 1993
- Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM'sIEEE Journal of Solid-State Circuits, 1991
- Pulse-stream VLSI neural networks mixing analog and digital techniquesIEEE Transactions on Neural Networks, 1991
- Self-Organization and Associative MemoryPublished by Springer Nature ,1989
- Analog VLSI Implementation of Neural SystemsPublished by Springer Nature ,1989
- Spectral Analysis of Pulse Frequency Modulation in the Nervous SystemsIEEE Transactions on Biomedical Engineering, 1968