Hybrid compiler/hardware prefetching for multiprocessors using low-overhead cache miss traps

This publication has 11 references indexed in Scilit:

• The Cachemire Test Bench A Flexible And Effective Approach For Simulation Of Multiprocessors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Compiler-based prefetching for recursive data structures
  Published by Association for Computing Machinery (ACM) ,1996
• Informing memory operations
  Published by Association for Computing Machinery (ACM) ,1996
• An effective programmable prefetch engine for on-chip caches
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1995
• A performance study of software and hardware data prefetching schemes
  ACM SIGARCH Computer Architecture News, 1994
• Design and evaluation of a compiler algorithm for prefetching
  Published by Association for Computing Machinery (ACM) ,1992
• SPLASH
  ACM SIGARCH Computer Architecture News, 1992
• Tolerating latency through software-controlled prefetching in shared-memory multiprocessors
  Journal of Parallel and Distributed Computing, 1991
• Memory coherence in shared virtual memory systems
  ACM Transactions on Computer Systems, 1989
• A New Solution to Coherence Problems in Multicache Systems
  IEEE Transactions on Computers, 1978