A brief study of BDD package performance

This publication has 16 references indexed in Scilit:

• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Evaluation and improvement of Boolean comparison method based on binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Dynamic variable ordering for ordered binary decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Fast discrete function evaluation using decision diagrams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• BDD Algortihms and Cache Misses
  BRICS Report Series, 1996
• Verification of arithmetic circuits with binary moment diagrams
  Published by Association for Computing Machinery (ACM) ,1995
• The Esterel synchronous programming language: design, semantics, implementation
  Science of Computer Programming, 1992
• Symbolic Boolean manipulation with ordered binary-decision diagrams
  ACM Computing Surveys, 1992
• Efficient implementation of a BDD package
  Published by Association for Computing Machinery (ACM) ,1990
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986