Combining CTL, trace theory and timing models

This publication has 8 references indexed in Scilit:

• Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits
  Published by MIT Press ,1989
• A Synthesis Method for Self-Timed VLSI Circuits
  Published by Defense Technical Information Center (DTIC) ,1987
• On the existence of delay-insensitive fair arbiters: Trace theory and its limitations
  Distributed Computing, 1986
• A formal model for defining and classifying delay-insensitive circuits and systems
  Distributed Computing, 1986
• Automatic Verification of Sequential Circuits Using Temporal Logic
  IEEE Transactions on Computers, 1986
• Automatic verification of finite-state concurrent systems using temporal logic specifications
  ACM Transactions on Programming Languages and Systems, 1986
• Automatic verification of asynchronous circuits using temporal logic
  IEE Proceedings E Computers and Digital Techniques, 1986
• A Calculus of Communicating Systems
  Lecture Notes in Computer Science, 1980