UltraSPARC-III: a 3rd generation 64 b SPARC microprocessor
- 7 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 01936530,p. 410-411
- https://doi.org/10.1109/isscc.2000.839837
Abstract
UltraSPARC-III (US-III) is a 64 b 800 MHz 4-instruction-issue superscalar microprocessor for high-performance desktop workstation, work group server, and enterprise server platforms. On-chip caches include a 64 kB 4-way associative for data, 32 kB 4-way associative for instructions, a 2 k B 4-way associative data prefetch cache, and a 2 kB 4-way associative write. A 90 kB on-chip tag array supports the off-chip 8 MB unified second-level cache. The 23 M-transistor chip in a 0.15 /spl mu/m, 7-layer metal process consumes 60 W from a 1.5 V supply.Keywords
This publication has 7 references indexed in Scilit:
- A 330 MHz 4-way superscalar microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- UltraSPARC: the next generation superscalar 64-bit SPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implementation of a 3rd-generation SPARC V9 64 b microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- UltraSPARC-III: designing third-generation 64-bit performanceIEEE Micro, 1999
- 64-KByte sum-addressed-memory cache with 1.6-ns cycle and 2.6-ns latencyIEEE Journal of Solid-State Circuits, 1998
- A 64-b microprocessor with multimedia supportIEEE Journal of Solid-State Circuits, 1995
- Improving the accuracy of dynamic branch prediction using branch correlationPublished by Association for Computing Machinery (ACM) ,1992