Serial-data computation on twin pipelines

Abstract
The letter describes a novel two-wire data representation for bit-serial architectures. The technique offers twice the data throughput of conventional bit-serial systems at a cost of much less than twice the hardware. In some cases less hardware than the conventional one-wire representation can be used to implement the two-wire representation.

This publication has 0 references indexed in Scilit: