A family of new efficient arrays for matrix multiplication
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 38 (1) , 149-155
- https://doi.org/10.1109/12.8739
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- On hardware description from block diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The Design of Optimal Systolic ArraysIEEE Transactions on Computers, 1985
- Modular Matrix Multiplication on a Linear ArrayIEEE Transactions on Computers, 1984
- Automatic synthesis of systolic arrays from uniform recurrent equationsPublished by Association for Computing Machinery (ACM) ,1984
- How to Multiply Matrices FasterLecture Notes in Computer Science, 1984
- On the design of algorithms for VLSI systolic arraysProceedings of the IEEE, 1983
- Why systolic architectures?Computer, 1982
- The optimality of Winograd's formulaCommunications of the ACM, 1972
- A New Algorithm for Inner ProductIEEE Transactions on Computers, 1968
- METHODS OF COMPUTING VALUES OF POLYNOMIALSRussian Mathematical Surveys, 1966