The V compiler: automatic hardware design
- 1 April 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 6 (2) , 8-17
- https://doi.org/10.1109/54.19131
Abstract
The V language describes VLSI systems concisely through the use of sequential algorithmic descriptions. Because V includes high-level constructs such as queues, asynchronous calls, and cycle-blocks, designs are more readily described and optimized into efficient hardware implementations. The implementations can then be tuned for space, time, or other objectives using annotations. From the input description, the V compiler generates both a register-transfer-level specification and a software simulator. Thus, a single description is suitable for both functional simulation and input to logic synthesis. The author describes parsing. scheduling, and resource sharing using the V compiler. He discusses synthesis and simulation, annotations, and high-level constructs.Keywords
This publication has 5 references indexed in Scilit:
- Synthesizing circuits from behavioural descriptionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- Hardware design and description languages in IBMIBM Journal of Research and Development, 1984
- Trace Scheduling: A Technique for Global Microcode CompactionIEEE Transactions on Computers, 1981
- Instruction set processor specifications (ISPS): The notation and its applicationsIEEE Transactions on Computers, 1981