Design methodology for chip-on-chip applications
- 1 January 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B
- Vol. 21 (3) , 298-301
- https://doi.org/10.1109/96.704941
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- AT&T spl mu/Surface Mount Assembly: A New Technology for the Large Volume Fabrication of Cost Effective Flip-Chip MCMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A multimedia 32 b RISC microprocessor with 16 Mb DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Intelligent RAM (IRAM): chips that remember and computePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Parallel processing RAM chip with 256 Mb DRAM and quad processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Limitations and challenges of multigigabit DRAM chip designIEEE Journal of Solid-State Circuits, 1997