High-speed NMOS circuits for ROM-accumulator and multiplier type digital filters

This publication has 10 references indexed in Scilit:

• A modular, high-speed serial pipeline multiplier for digital signal processing
  IEEE Journal of Solid-State Circuits, 1978
• Fully-integrated high-order NMOS sampled-data ladder filters
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1978
• A serial-parallel multiplier using the NENDEP technology
  IEEE Journal of Solid-State Circuits, 1977
• A low-power, bipolar, two's complement serial pipeline multiplier chip
  IEEE Journal of Solid-State Circuits, 1976
• All-MOS charge redistribution analog-to-digital conversion techniques. I
  IEEE Journal of Solid-State Circuits, 1975
• CMOS/SOS serial-parallel multiplier
  IEEE Journal of Solid-State Circuits, 1975
• MOS capacitor pull-up circuits for high-speed dynamic logic
  IEEE Journal of Solid-State Circuits, 1975
• Special-purpose hardware for digital filtering
  Proceedings of the IEEE, 1975
• A new hardware realization of digital filters
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1974
• An approach to the implementation of digital filters
  IEEE Transactions on Audio and Electroacoustics, 1968